PLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (12) INTERNATIONAL

(19) World Intellectual Property Organization

International Bureau



Rec'd PCT/PTO 11 JAN 2005

(43) International Publication Date **PCT** 21 May 2004 (21.05.2004)

(10) International Publication Number WO 2004/042781 A2

(51) International Patent Classification7:

H01L

(21) International Application Number:

PCT/KR2003/002346

(22) International Filing Date:

4 November 2003 (04.11.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 10-2002-0068108


5 November 2002 (05.11.2002)

(71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO., LTD. [KR/KR]; 416, Maetan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).

- (72) Inventors: and
- (75) Inventors/Applicants (for US only): LEE, Su-Gyeong [KR/KR]; 202, 1546-10, Sillim 9-dong, Kwanak-ku, 151-860 Seoul (KR). KANG, Sook-Young [KR/KR]; Woosung Apt. 501-1713, Seocho 2-dong, Seocho-ku, 137-773 Seoul (KR). KANG, Myung-Koo [KR/KR]; Misung Apt. 3-205, Sincheon-dong, Songpa-ku, 138-240 Seoul (KR). KIM, Hyun-Jae [KR/KR]; Cheonggu Apt. 601-903, 123, Imae-dong, Bundang-ku, 463-905 Seongnam-city, Kyungki-do (KR). IM, James S. [US/US]; 500 West 120th, street #1106, New York, NY 10027 (US).
- (74) Agent: YOU ME PATENT & LAW FIRM; Teheran Bldg., 825-33, Yoksam-dong, Kangnam-ku, 135-080 Seoul (KR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,

[Continued on next page]

(54) Title: THIN FILM TRANSISTOR ARRAY PANEL



(57) Abstract: A thin film transistor array panel is provided, which includes: a substrate including a plurality of pixel areas; a semiconductor layer formed on the substrate and including a plurality of pairs of first and second semiconductor portions in respective pixel areas; a first insulating layer formed on the semiconductor layer; a gate wire formed on the first insulating layer; a second insulating layer formed on the gate wire; a data wire formed on the second insulating layer; a third insulating layer formed on the data wire; a pixel electrode formed on the third insulating layer and connected to the data wire, wherein width and length of at least one of the first and the second semiconductor portions vary between at least two pixel areas.

MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,

SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

10

15

20

25

30

THIN FILM TRANSISTOR ARRAY PANEL

BACKGROUND OF THE INVENTION

(a) Field of the Invention

The present invention relates to a TFT array panel, and in particular, to a TFT array panel for an organic electro-luminescence display.

(b) Description of the Related Art

Generally, an organic electro-luminescence (EL) display is a self emissive display device, which displays images by exciting an emissive organic material to emit light. The EL display includes an anode (hole injection electrode), a cathode (electron injection electrode), and an organic light emission layer interposed therebetween. When charge carriers are injected into the light emission layer, the electrons and the holes are pair annihilated with emitting light. The EL display further includes an electron transport layer (ETL) and a hole transport layer (HTL) for enhancing the light emission of the light emission layer as well as an electron injecting layer (EIL) and a hole injecting layer (HIL).

A plurality of pixels of the EL display are arranged in a matrix and driven in simple matrix type or active matrix type with thin film transistors (TFTs).

The passive matrix type arranges a plurality of anode lines and a plurality of cathode line to intersect each other such that selected one of the anode lines and the one of the cathode lines form a pixel to be driven, while the active matrix type connects TFTs and a capacitor to an anode electrode of each pixel such that the capacitance of the capacitor maintains the voltage of the pixel. A current of a driving TFT for supplying currents to the pixel is controlled by a data voltage supplied through a switching transistor, and a gate and a source of the switching transistor are connected to a gate line (or a scanning line) and a data line intersecting each other. When the switching transistor is turned on by the signal from the gate line, a driving voltage from the data line is applied to the gate of the driving TFT through the switching transistor and the driving TFT supplies a current to the pixels to emit light. The pixels emit red, green and blue lights for color display.

10

15

20

25

30

The EL display severely requires uniformity in device characteristics of the driving TFTs. It is because the difference in the device characteristics of the driving TFTs results in different luminance for the same image data and thus it causes non-uniform luminance of a display screen.

A most widely used driving TFT for the EL display includes polysilicon channel layer called low temperature polysilicon (LTPS), which is typically formed by eximer laser annealing (ELA) for crystallizing amorphous silicon. However, the polysilicon formed by ELA may have uneven crystallization due to the deviation in ELA energy, which results in non-uniform device characteristics of the TFTs to deteriorate display characteristics of the EL display.

SUMMARY OF THE INVENTION

A motivation of the present invention is to provide a thin film transistor array panel having uniform display characteristics.

A thin film transistor array panel is provided, which includes: a substrate including a plurality of pixel areas; a semiconductor layer formed on the substrate and including a plurality of pairs of first and second semiconductor portions in respective pixel areas; a first insulating layer formed on the semiconductor layer; a gate wire formed on the first insulating layer; a second insulating layer formed on the gate wire; a data wire formed on the second insulating layer; a third insulating layer formed on the data wire; a pixel electrode formed on the third insulating layer and connected to the data wire, wherein width and length of at least one of the first and the second semiconductor portions vary between at least two pixel areas.

The thin film transistor array panel may further include: a plurality of partitions for defining the pixel areas; and a plurality of organic light emission members formed on the pixel electrodes.

Preferably, the semiconductor layer may further include a plurality of storage electrode portions, the gate wire includes a plurality of first and second gate electrodes and storage electrodes overlapping the first and the second semiconductor portions and the storage electrode portions, respectively, each of the first and the second semiconductor portions has a channel region, a source region, and a drain region, and the data wire includes a plurality of first and

10

15

20

25

30

second data lines, a plurality of first source electrodes connected to the first data lines and to the source regions of the first semiconductor portions, a plurality of first drain electrodes connected to the drain regions of the first semiconductor portions and to the second gate electrodes, a plurality of second source electrodes connected to the second data lines and to the source regions of the second semiconductor portions, and a plurality of second drain electrodes connected to the drain regions of the second semiconductor portions and to the pixel electrodes.

A thin film transistor array panel is provided, which includes: a plurality of first thin film transistors; a plurality of second thin film transistors connected to the first thin film thin film transistors and including channel regions having at least two widths and lengths; and a plurality of pixel electrodes connected to the second thin film transistors.

The channel regions preferably include polysilicon.

Each of the first and the second thin film transistors may have a gate, a source, and a drain, and the gates of the second thin film transistors are connected to the drains of the first thin film transistors.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more apparent by describing preferred embodiments thereof in detail with reference to the accompanying drawings in which:

Fig. 1 is a layout view of a TFT array panel for an EL display;

Fig. 2 is a sectional view of the TFT array panel shown in Fig. 1 taken along the line II-II';

Fig. 3 is a sectional view of the TFT array panel shown in Fig. 1 taken along the line III-III'; and

Fig. 4 is a sectional view of the TFT array panel shown in Fig. 1 taken along the line IV-IV'.

DETAILED DESCRITPION OF EMBODIMENTS

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the inventions are shown. The present invention may, however, be embodied in

10

15

20

25

30

many different forms and should not be construed as limited to the embodiments set forth herein.

In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numerals refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" another element, there are no intervening elements present.

Now, a TFT array panel according to embodiments of this invention will be described in detail with reference to the accompanying drawings.

Fig. 1 is a layout view of a TFT array panel for an EL display, and Figs. 2, 3 and 4 are sectional views of the TFT array panel shown in Fig. 1 taken along the lines II-II', III-IIII', and IV-IV', respectively.

A semiconductor layer preferably made of polysilicon is formed on an insulating substrate 110. The semiconductor layer includes a plurality of sets of a semiconductor portion 140 of a switching TFT, a semiconductor portion 142 of a driving TFT, and a storage capacitor portion 146. Each switching semiconductor portion 140 includes a pair of channel regions 1402 and 1404 and source and drain regions 1401, 1403 and 1405 located between and opposite side of the channel regions 1402 and 1404 and doped with n type or p type impurity, while each driving semiconductor portion 142 includes a channel region 1422 and source and drain regions 1423 and 1425 opposite each other with respect to the channel region 1422 and doped with n type or p type impurity.

According to an embodiment of the present invention, the source and drain regions 1423 and 1425 are doped with p type impurity, while the source and drain regions 1401, 1403 and 1405 of the switching TFTs are doped with n type impurity. The channel regions 1422 have different widths w1, w2, w3, w4, w5 and w6 and lengths d1, d2, d3, d4, d5 and 6d.

A blocking layer preferably made of silicon oxide or silicon nitride may be formed under the polysilicon layer 140, 142 and 146.

A gate insulating layer 130 preferably made of silicon oxide or silicon nitride is formed on the polysilicon layer 140, 142 and 146.

10

15

20

25

30

A gate wire is formed on the gate insulating layer 130. The gate wire includes a low resistivity conductive layer preferably made of Ag containing metal such as Ag and Ag alloy or Al containing metal such as Al and Al alloy. The gate wire may have a multilayered structure including a low resistivity conductive layer and another layer preferably made of a material having good contact characteristics with other materials.

The gate wire includes a plurality of gate lines 121 extending in a transverse direction and a plurality of first gate electrodes 123 connected to the gate lines 121 and each first gate electrode 123 includes a pair of switching electrodes 1231 and 1232 overlapping the channel regions 1402 and 1404 of the switching semiconductor portion 140, respectively. The gate wire further includes a plurality of second gate electrodes 122 separated from the gate lines 121 and overlapping the channel regions 1422 of the driving semiconductor portion 1422, and a plurality of storage electrodes 124 extending in a longitudinal direction and overlapping the storage capacitor portions 146. The gate wire 121, 122, 123 and 124 may further include a plurality of gate pads connected to ends of the gate lines 121 for transmitting gate signals from an external device to the gate lines 121. The storage electrodes 124 overlap the storage capacitor portions 146 or second data lines 172, which will be described later, to form storage capacitors.

A first interlayer insulating layer 180 preferably made of silicon nitride, silicon oxide or organic insulator is formed on the gate wire 121, 122, 123 and 124. The gate insulating layer 130 and the first interlayer insulating layer 180 have a plurality of contact holes 1803 and 1805 exposing the source and drain regions 1403 and 1405 of the switching semiconductor portions 140 and they also have a plurality of contact holes 1823 and 1825 exposing the source and drain regions 1423 and 1425 of the driving semiconductor portions 142. The gate insulating layer 130 and the first interlayer insulating layer 180 further have a plurality of contact holes 1822 exposing the second gate electrodes 122.

First and second data wires are formed on the first interlayer insulating layer 180. The first and the second data wires include a low resistivity conductive layer preferably made of Ag containing metal such as Ag and Ag

10

15

20

25

30

alloy or Al containing metal such as Al and Al alloy. The data wires may have a multilayered structure including a low resistivity conductive layer.

The first data wire includes a plurality of first data lines 171 extending in the longitudinal direction and intersecting the gate lines 121 to define a plurality of pixel areas, a plurality of first source electrodes 173 connected to the first data lines 171 and to the source regions 1403 of the switching semiconductor portions 140 through the contact holes 1803, and a plurality of first drain electrodes 175 separated from the first source electrodes 173 and connected to the drain regions 1405 of the switching semiconductor portions 140 through the contact holes 1805 and to the source regions 1423 of the driving semiconductor portions 142.

The second data wire includes a plurality of second data lines 172 extending substantially in the longitudinal direction and overlapping the storage electrodes 124, a plurality of second source electrodes 174 connected to the second data lines 172 and to the source regions 1423 of the driving semiconductor portions 142 through the contact holes 1823, and a plurality of second drain electrodes 176 separated from the second source electrodes 174 and connected to the drain regions 1425 of the driving semiconductor portions 142 through the contact holes 1825.

Although it is not shown in the figures, the first and the second data wires may include a plurality of data pads connected to the first and the second data lines 171 and 172 for transmitting electrical signals from an external source to the first and the second data lines 171 and 172.

A second interlayer insulating layer 185 having a plurality of contact holes 1855 exposing the second drain electrodes 176 is formed on the data wire 171, 172, 173, 174, 175 and 176, and a plurality of pixel electrodes 192 preferably made of transparent material such as indium tin oxide (ITO) and indium zinc oxide (IZO) are formed on the second interlayer insulating layer 185. The pixel electrodes 192 are connected to the second drain electrodes 176 through the contact holes 1855 of the second interlayer insulating layer 185.

Although it is not shown in the figures, the TFT array panel for an EL display according to the embodiment of the present invention further includes a

10

15

pixel electrodes 192 and a plurality of pixel partitions preferably made of organic material for partitioning the light emission members.

As described above, the TFT array panel according to the embodiment of the present invention includes the plurality of channel regions 1422 of the driving TFTs provided in the respective pixel areas having different widths w1, w2, w3, w4, w5 and w6 and different lengths d1, d2, d3, d4, d5 and 6d. The various widths and lengths of the channel regions of the driving TFTs diversify the driving capacity of the TFTs, and local or global distribution of the driving TFTs with different driving capacities prevents image deterioration of on-screen stripes due to energy deviation of laser beam used for eximer laser annealing (ELA) or sequential lateral solidification for converting amorphous silicon into polysilicon. In particular, the difference in size between grains due to the laser energy difference between shots can be covered by the diversity of the driving capacity of the driving TFTs, thereby keeping uniform image quality.

Although preferred embodiments of the present invention have been described in detail hereinabove, it should be clearly understood that many variations and/or modifications of the basic inventive concepts herein taught which may appear to those skilled in the present art will still fall within the spirit and scope of the present invention, as defined in the appended claims.

15

20

25

30

WHAT IS CLAIMED IS:

- 1. A thin film transistor array panel comprising:
- a substrate including a plurality of pixel areas;
- a semiconductor layer formed on the substrate and including a plurality of pairs of first and second semiconductor portions in respective pixel areas;
 - a first insulating layer formed on the semiconductor layer;
 - a gate wire formed on the first insulating layer;
 - a second insulating layer formed on the gate wire;
 - a data wire formed on the second insulating layer;
 - a third insulating layer formed on the data wire;
 - a pixel electrode formed on the third insulating layer and connected to the data wire,

wherein width and length of at least one of the first and the second semiconductor portions vary between at least two pixel areas.

- 2. The thin film transistor array panel of claim 1, further comprising:
 - a plurality of partitions for defining the pixel areas; and
- a plurality of organic light emission members formed on the pixel electrodes.
- 3. The thin film transistor array panel of claim 1, wherein the semiconductor layer further includes a plurality of storage electrode portions,

the gate wire includes a plurality of first and second gate electrodes and storage electrodes overlapping the first and the second semiconductor portions and the storage electrode portions, respectively,

each of the first and the second semiconductor portions has a channel region, a source region, and a drain region, and

the data wire includes a plurality of first and second data lines, a plurality of first source electrodes connected to the first data lines and to the source regions of the first semiconductor portions, a plurality of first drain electrodes connected to the drain regions of the first semiconductor portions and to the second gate electrodes, a plurality of second source electrodes connected to the second data lines and to the source regions of the second semiconductor

10

15

portions, and a plurality of second drain electrodes connected to the drain regions of the second semiconductor portions and to the pixel electrodes.

- 4. A thin film transistor array panel comprising:
- a plurality of first thin film transistors;
- a plurality of second thin film transistors connected to the first thin film thin film transistors and including channel regions having at least two widths and lengths; and
- a plurality of pixel electrodes connected to the second thin film transistors.
- 5. The thin film transistor array panel of claim 4, wherein the channel regions comprise polysilicon.
- 6. The thin film transistor array panel of claim 4, wherein each of the first and the second thin film transistors has a gate, a source, and a drain, and the gates of the second thin film transistors are connected to the drains of the first thin film transistors.

1/4

FIG.1




FIG.2

